Sciweavers

1862 search results - page 298 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
ISLPED
2005
ACM
178views Hardware» more  ISLPED 2005»
15 years 8 months ago
Energy efficient strategies for deployment of a two-level wireless sensor network
We investigate and develop energy-efficient strategies for deployment of wireless sensor networks (WSN) for the purpose of monitoring some phenomenon of interest in a coverage reg...
Ali Iranli, Morteza Maleki, Massoud Pedram
ACMMSP
2004
ACM
101views Hardware» more  ACMMSP 2004»
15 years 8 months ago
Metrics and models for reordering transformations
Irregular applications frequently exhibit poor performance on contemporary computer architectures, in large part because of their inefficient use of the memory hierarchy. Runtime ...
Michelle Mills Strout, Paul D. Hovland
IPPS
2003
IEEE
15 years 8 months ago
Performance and Overhead in a Hybrid Reconfigurable Computer
In this paper, we overview general hardware architecture and a programming model of SRC-6ETM reconfigurable computers, and compare the performance of the SRC-6E machine vs. IntelÂ...
Osman Devrim Fidanci, Daniel S. Poznanovic, Kris G...
106
Voted
ISLPED
2003
ACM
100views Hardware» more  ISLPED 2003»
15 years 8 months ago
Checkpointing alternatives for high performance, power-aware processors
High performance processors use checkpointing to rapidly recover from branch mispredictions and possibly other exceptions. We demonstrate that conventional checkpointing becomes u...
Andreas Moshovos
119
Voted
CCGRID
2010
IEEE
15 years 2 months ago
An Adaptive Data Prefetcher for High-Performance Processors
—While computing speed continues increasing rapidly, data-access technology is lagging behind. Data-access delay, not the processor speed, becomes the leading performance bottlen...
Yong Chen, Huaiyu Zhu, Xian-He Sun