1862 search results - page 29 / 373 » General Architecture for Hardware Implementation of Genetic ... |
121
Voted
DSD
2009
IEEE
15 years 5 months ago
2009
IEEE
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low computat...
85
Voted
DATE
2007
IEEE
15 years 8 months ago
2007
IEEE
In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified b...
98
Voted
GECCO
2007
Springer
15 years 8 months ago
2007
Springer
In many design tasks it is difficult to explicitly define an objective function. This paper uses machine learning to derive an objective in a feature space based on selected examp...
111
click to vote
GECCO
2007
Springer
15 years 8 months ago
2007
Springer
This paper describes the application of evolutionary search to the problem of Flash memory wear-out. The operating parameters of Flash memory are notoriously difficult to determin...
151
Voted
ERSA
2009
14 years 11 months ago
2009
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...