Sciweavers

1862 search results - page 300 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
DAC
2006
ACM
16 years 4 months ago
Transistor abstraction for the functional verification of FPGAs
or Abstraction for the Functional Verification of FPGAs Guy Dupenloup, Thierry Lemeunier, Roland Mayr Altera Corporation 101 Innovation Drive San Jose, CA 95134 1-408-544-8672 {gdu...
Guy Dupenloup, Thierry Lemeunier, Roland Mayr
134
Voted
MM
2005
ACM
167views Multimedia» more  MM 2005»
15 years 8 months ago
SensEye: a multi-tier camera sensor network
This paper argues that a camera sensor network containing heterogeneous elements provides numerous benefits over traditional homogeneous sensor networks. We present the design an...
Purushottam Kulkarni, Deepak Ganesan, Prashant J. ...
SC
2000
ACM
15 years 7 months ago
Automatically Tuned Collective Communications
The performance of the MPI’s collective communications is critical in most MPI-based applications. A general algorithm for a given collective communication operation may not giv...
Sathish S. Vadhiyar, Graham E. Fagg, Jack Dongarra
PPOPP
2010
ACM
15 years 10 months ago
Load balancing on speed
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
Steven Hofmeyr, Costin Iancu, Filip Blagojevic
VLSISP
2008
173views more  VLSISP 2008»
15 years 3 months ago
Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors
Advanced bit manipulation operations are not efficiently supported by commodity word-oriented microprocessors. Programming tricks are typically devised to shorten the long sequence...
Yedidya Hilewitz, Ruby B. Lee