1862 search results - page 308 / 373 » General Architecture for Hardware Implementation of Genetic ... |
140
click to vote
SIGMETRICS
2011
ACM
14 years 6 months ago
2011
ACM
The amount of charge stored in an SRAM cell shrinks rapidly with each technology generation thus increasingly exposing caches to soft errors. Benchmarking the FIT rate of caches d...
117
click to vote
IPSN
2010
Springer
15 years 10 months ago
2010
Springer
We present Virtual High-resolution Time (VHT), a powerproportional time-keeping service that offers a baseline power draw of a low-speed clock (e.g. 32 kHz crystal), but provides...
146
click to vote
CODES
2005
IEEE
15 years 9 months ago
2005
IEEE
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
152
click to vote
DRM
2006
Springer
15 years 7 months ago
2006
Springer
In this paper we consider the functionality that a rights expression language (REL) should provide within a digital rights management (DRM) environment. We begin by noting the dea...
141
click to vote
ARITH
2001
IEEE
15 years 7 months ago
2001
IEEE
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...