1862 search results - page 30 / 373 » General Architecture for Hardware Implementation of Genetic ... |
134
click to vote
ISCAS
2007
IEEE
15 years 8 months ago
2007
IEEE
Abstract— Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This proc...
127
Voted
DSD
2009
IEEE
15 years 8 months ago
2009
IEEE
—This paper presents the design and implementation of a baseband demodulator for DVB-S2 satellite receivers. In order to meet the requirements of different complex and multidomai...
117
click to vote
ISCAS
2007
IEEE
15 years 8 months ago
2007
IEEE
Abstract— This paper describes the first VLSI implementation of lattice reduction (LR) aided multi-antenna broadcast precoding with vector perturbation. The considered LR scheme...
103
click to vote
ICES
2010
Springer
14 years 12 months ago
2010
Springer
Abstract. In this paper it is demonstrated how two issues from the area of testing electronic components can be merged and solved by means of a genetic algorithm. The two issues ar...
129
click to vote
ICCD
2007
IEEE
15 years 11 months ago
2007
IEEE
In single processor architectures, computationallyintensive functions are typically accelerated using hardware accelerators, which exploit the concurrency in the function code to ...