1862 search results - page 35 / 373 » General Architecture for Hardware Implementation of Genetic ... |
125
click to vote
SPAA
2010
ACM
15 years 6 months ago
2010
ACM
We explore the potential of hardware transactional memory (HTM) to improve concurrent algorithms. We illustrate a number of use cases in which HTM enables significantly simpler c...
148
click to vote
DEBS
2010
ACM
15 years 5 months ago
2010
ACM
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
126
click to vote
SBACPAD
2003
IEEE
15 years 7 months ago
2003
IEEE
This paper presents a theoretical study to evaluate the performance of a family of parallel implementations of the propagation algorithm. The propagation algorithm is used to an i...
113
click to vote
ATS
2000
IEEE
15 years 6 months ago
2000
IEEE
Testing of embedded cores is very difficult in SOC (system-on-a-chip), since the core user may not know the gate level implementation of the core, and the controllability and obse...
DATE
2003
IEEE
15 years 7 months ago
2003
IEEE
This work presents a soft IP description of Rijndael, the Advanced Encryption Standard (AES) of National Institute of Standards and Technology (NIST). This Rijndael implementation...