Sciweavers

1862 search results - page 57 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
VLSID
2005
IEEE
167views VLSI» more  VLSID 2005»
16 years 2 months ago
A Methodology and Tooling Enabling Application Specific Processor Design
This paper presents a highly efficient processor design methodology based on the LISA 2.0 language. Typically the architecture design phase is dominated by an iterative processor ...
Andreas Hoffmann, Frank Fiedler, Achim Nohl, Suren...
IPPS
2000
IEEE
15 years 6 months ago
On the Scheduling Algorithm of the Dynamically Trace Scheduled VLIW Architecture
In a machine that follows the dynamically trace scheduled VLIW (DTSVLIW) architecture, VLIW instructions are built dynamically through an algorithm that can be implemented in hard...
Alberto Ferreira de Souza, Peter Rounce
ISPD
2005
ACM
135views Hardware» more  ISPD 2005»
15 years 7 months ago
Recursive bisection placement: feng shui 5.0 implementation details
In this paper, we summarize circuit placement techniques and algorithms developed by the BLAC CAD research group; these have been integrated into our recursive bisection based pla...
Ameya R. Agnihotri, Satoshi Ono, Patrick H. Madden
ITNG
2010
IEEE
15 years 13 days ago
Record Setting Software Implementation of DES Using CUDA
—The increase in computational power of off-the-shelf hardware offers more and more advantageous tradeoffs among efficiency, cost and availability, thus enhancing the feasibil...
Giovanni Agosta, Alessandro Barenghi, Fabrizio De ...
IPPS
2009
IEEE
15 years 8 months ago
Implementing and evaluating multithreaded triad census algorithms on the Cray XMT
Commonly represented as directed graphs, social networks depict relationships and behaviors among social entities such as people, groups, and organizations. Social network analysi...
George Chin Jr., Andrès Márquez, Sut...