Sciweavers

1862 search results - page 85 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
MICRO
2006
IEEE
73views Hardware» more  MICRO 2006»
15 years 9 months ago
Merging Head and Tail Duplication for Convergent Hyperblock Formation
VLIW and EDGE (Explicit Data Graph Execution) architectures rely on compilers to form high-quality hyperblocks for good performance. These compilers typically perform hyperblock f...
Bertrand A. Maher, Aaron Smith, Doug Burger, Kathr...
146
Voted
GECCO
2009
Springer
166views Optimization» more  GECCO 2009»
15 years 10 months ago
Genetic programming in the wild: evolving unrestricted bytecode
We describe a methodology for evolving Java bytecode, enabling the evolution of extant, unrestricted Java programs, or programs in other languages that compile to Java bytecode. B...
Michael Orlov, Moshe Sipper
134
Voted
VTS
1998
IEEE
97views Hardware» more  VTS 1998»
15 years 7 months ago
On the Identification of Optimal Cellular Automata for Built-In Self-Test of Sequential Circuits
This paper presents a BIST architecture for Finite State Machines that exploits Cellular Automata (CA) as pattern generators and signature analyzers. The main advantage of the pro...
Fulvio Corno, Nicola Gaudenzi, Paolo Prinetto, Mat...
112
Voted
ISSAC
2007
Springer
163views Mathematics» more  ISSAC 2007»
15 years 9 months ago
POSIX threads polynomials(PTPol): a scalable implementation of univariate arithmetic operations
In this paper, we describe the design of a C library named PTPol implementing arithmetic operations for univariate polynomials and report on practical experiments showing the rele...
Mohab Safey El Din, Philippe Trebuchet
CEC
2008
IEEE
15 years 5 months ago
Efficient evolution of ART neural networks
Abstract-- Genetic algorithms have been used to evolve several neural network architectures. In a previous effort, we introduced the evolution of three well known ART architects; F...
Assem Kaylani, Michael Georgiopoulos, Mansooreh Mo...