Sciweavers

438 search results - page 17 / 88
» Generating VHDL models from natural language descriptions
Sort
View
DATE
2009
IEEE
136views Hardware» more  DATE 2009»
15 years 6 months ago
A novel approach to entirely integrate Virtual Test into test development flow
– In this paper, we present an open architecture Virtual Test Environment (VTE) which can be easily integrated into various modularized Automatic Test Systems (ATS) compliant to ...
Ping Lu, Daniel Glaser, Gürkan Uygur, Klaus H...
IJCNN
2000
IEEE
15 years 4 months ago
Simulation of a Digital Neuro-Chip for Spiking Neural Networks
: Conventional hardware platforms are far from reaching real-time simulation requirements of complex spiking neural networks (SNN). Therefore we designed an accelerator board with ...
Tim Schönauer, S. Atasoy, N. Mehrtash, Heinri...
UML
2004
Springer
15 years 5 months ago
A Metamodel for Generating Performance Models from UML Designs
Several different kinds of performance models can be generated from sets of scenarios that describe typical responses of a system, and their use of resources. The Core Scenario Mod...
Dorin Bogdan Petriu, C. Murray Woodside
MODELS
2007
Springer
15 years 6 months ago
Deriving Input Partitions from UML Models for Automatic Test Generation
Abstract. In this paper, we deal with model-based automatic test generation. We show how to use UML state machines, UML class diagrams, and OCL expressions to automatically derive ...
Stephan Weißleder, Bernd-Holger Schlingloff
WOLLIC
2007
Springer
15 years 5 months ago
Symmetries in Natural Language Syntax and Semantics: The Lambek-Grishin Calculus
In this paper, we explore the Lambek-Grishin calculus LG: a symmetric version of categorial grammar based on the generalizations of Lambek calculus studied in Grishin [1]. The voca...
Michael Moortgat