Sciweavers

438 search results - page 88 / 88
» Generating VHDL models from natural language descriptions
Sort
View
ASE
2005
137views more  ASE 2005»
13 years 6 months ago
Rewriting-Based Techniques for Runtime Verification
Techniques for efficiently evaluating future time Linear Temporal Logic (abbreviated LTL) formulae on finite execution traces are presented. While the standard models of LTL are i...
Grigore Rosu, Klaus Havelund
FOSSACS
2011
Springer
12 years 9 months ago
Minimizing Deterministic Lattice Automata
Traditional automata accept or reject their input, and are therefore Boolean. In contrast, weighted automata map each word to a value from a semiring over a large domain. The speci...
Shulamit Halamish, Orna Kupferman
PERVASIVE
2010
Springer
13 years 8 months ago
Specification and Verification of Complex Location Events with Panoramic
We present the design and evaluation of Panoramic, a tool that enables end-users to specify and verify an important family of complex location events. Our approach aims to reduce o...
Evan Welbourne, Magdalena Balazinska, Gaetano Borr...