Sciweavers

1140 search results - page 148 / 228
» Generating compilers for generated datapaths
Sort
View
DATE
2007
IEEE
72views Hardware» more  DATE 2007»
15 years 9 months ago
The impact of loop unrolling on controller delay in high level synthesis
Loop unrolling is a well-known compiler optimization that can lead to significant performance improvements. When used in High Level Synthesis (HLS) unrolling can affect the contr...
Srikanth Kurra, Neeraj Kumar Singh, Preeti Ranjan ...
ASPDAC
2006
ACM
95views Hardware» more  ASPDAC 2006»
15 years 9 months ago
A fast logic simulator using a look up table cascade emulator
— This paper shows a new type of a cycle-based logic simulation method using a Look-Up Table (LUT) cascade emulator. The method first transforms a given circuit into LUT cascade...
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura
VL
2005
IEEE
107views Visual Languages» more  VL 2005»
15 years 8 months ago
Navigating Software Architectures with Constant Visual Complexity
Abstract— Visualizing software architecture faces the challenges of both data complexity and visual complexity. This paper presents an approach for visualizing software architect...
Wanchun Li, Peter Eades, Seok-Hee Hong
CMMR
2005
Springer
160views Music» more  CMMR 2005»
15 years 8 months ago
The pureCMusic (pCM++) Framework as Open-Source Music Language
The pureCMusic (pCM++) framework gives the possibility to write a piece of music in terms of an algorithmic-composition-based program -also controlled by data streaming from extern...
Leonello Tarabella
EUROPAR
2005
Springer
15 years 8 months ago
The Periodic-Linear Model of Program Behavior Capture
Abstract. Understanding and controlling program behavior is a challenging objective for the design of advanced compilers and critical system development. In this paper, we propose ...
Philippe Clauss, Bénédicte Kenmei, J...