Sciweavers

1140 search results - page 51 / 228
» Generating compilers for generated datapaths
Sort
View
FPL
1999
Springer
74views Hardware» more  FPL 1999»
15 years 7 months ago
On Tool Integration in High-Performance FPGA Design Flows
Abstract. High-performance design flows for FPGAs often rely on module generators to counter coarse logic-block granularity and limited routing resources, However, the very flexi...
Andreas Koch
PLDI
1997
ACM
15 years 7 months ago
Flick: A Flexible, Optimizing IDL Compiler
An interface definition language (IDL) is a nontraditional language for describing interfaces between software components. IDL compilers generate “stubs” that provide separat...
Eric Eide, Kevin Frei, Bryan Ford, Jay Lepreau, Ga...
CC
2006
Springer
124views System Software» more  CC 2006»
15 years 6 months ago
Polyhedral Code Generation in the Real World
The polyhedral model is known to be a powerful framework to reason about high level loop transformations. Recent developments in optimizing compilers broke some generally accepted ...
Nicolas Vasilache, Cédric Bastoul, Albert C...
CCR
2006
118views more  CCR 2006»
15 years 3 months ago
Tmix: a tool for generating realistic TCP application workloads in ns-2
In order to perform realistic network simulations, one needs a traffic generator that is capable of generating realistic synthetic traffic in a closed-loop fashion that "look...
Michele C. Weigle, Prashanth Adurthi, Félix...
CODES
2007
IEEE
15 years 9 months ago
A low power VLIW processor generation method by means of extracting non-redundant activation conditions
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
Hirofumi Iwato, Keishi Sakanushi, Yoshinori Takeuc...