Sciweavers

19 search results - page 4 / 4
» Generating low-overhead dynamic binary translators
Sort
View
73
Voted
ERSA
2009
185views Hardware» more  ERSA 2009»
14 years 7 months ago
Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX
In this paper, we introduce the Woolcano reconfigurable processor architecture. The architecture is based on the Xilinx Virtex-4 FX FPGA and leverages the Auxiliary Processing Uni...
Mariusz Grad, Christian Plessl
85
Voted
CASES
2008
ACM
14 years 11 months ago
Reducing pressure in bounded DBT code caches
Dynamic binary translators (DBT) have recently attracted much attention for embedded systems. The effective implementation of DBT in these systems is challenging due to tight cons...
José Baiocchi, Bruce R. Childers, Jack W. D...
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
15 years 3 months ago
Constructing portable compiled instruction-set simulators: an ADL-driven approach
Instruction set simulators are common tools used for the development of new architectures and embedded software among countless other functions. This paper presents a framework th...
Joseph D'Errico, Wei Qin
ASPLOS
2000
ACM
15 years 1 months ago
Software Profiling for Hot Path Prediction: Less is More
Recently, there has been a growing interest in exploiting profile information in adaptive systems such as just-in-time compilers, dynamic optimizers and, binary translators. In th...
Evelyn Duesterwald, Vasanth Bala