Sciweavers

127 search results - page 9 / 26
» Generation of Design Suggestions for Coarse-Grain Reconfigur...
Sort
View
FPGA
2004
ACM
120views FPGA» more  FPGA 2004»
15 years 3 months ago
Flexibility measurement of domain-specific reconfigurable hardware
Traditional metrics used to compare hardware designs include area, performance, and power. However, these metrics do not form a complete evaluation of reconfigurable hardware. For...
Katherine Compton, Scott Hauck
FPL
2007
Springer
142views Hardware» more  FPL 2007»
15 years 3 months ago
DWARV: DelftWorkBench Automated Reconfigurable VHDL Generator
In this paper, we present the DWARV C-to-VHDL generation toolset. The toolset provides support for broad range of application domains. It exploits the operation parallelism, avail...
Yana Yankova, Koen Bertels, Georgi Kuzmanov, Georg...
80
Voted
IPPS
1998
IEEE
15 years 1 months ago
PACE: Processor Architectures for Circuit Emulation
We describe a family of reconfigurable parallel architectures for logic emulation. They are supposed to be applicable like conventional FPGAs, while covering a larger range of circ...
Reiner Kolla, Oliver Springauf
FCCM
2005
IEEE
131views VLSI» more  FCCM 2005»
15 years 3 months ago
Automating the Layout of Reconfigurable Subsystems Using Circuit Generators
When designing systems-on-a-chip (SoCs), a unique opportunity exists to generate custom FPGA architectures that are specific to the application domain in which the device will be ...
Shawn Phillips, Scott Hauck
ASPDAC
2009
ACM
117views Hardware» more  ASPDAC 2009»
15 years 2 months ago
Dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications
– The phenomenon of digital convergence and increasing application complexity today is motivating the design of chip multiprocessor (CMP) applications with multiple use cases. Mo...
Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi