Sciweavers

44 search results - page 4 / 9
» Generation of Executable Representation for Processor Simula...
Sort
View
SAMOS
2005
Springer
13 years 11 months ago
Sandbridge Software Tools
—We describe the generation of the simulation environment for the Sandbridge Sandblaster multithreaded processor. The processor model is described using the Sandblaster architect...
C. John Glossner, Sean Dorward, Sanjay Jinturkar, ...
RTCSA
2005
IEEE
13 years 12 months ago
Using UML 2.0 for System Level Design of Real Time SoC Platforms for Stream Processing
While enabling fast implementation and reconfiguration of stream applications, programmable stream processors expose issues of incompatibility and lack of adoption in existing st...
Yongxin Zhu, Zhenxin Sun, Alexander Maxiaguine, We...
IPPS
2005
IEEE
13 years 12 months ago
Dynamic Task Scheduling using Genetic Algorithms for Heterogeneous Distributed Computing
An algorithm has been developed to dynamically schedule heterogeneous tasks on heterogeneous processors in a distributed system. The scheduler operates in an environment with dyna...
Andrew J. Page, Thomas J. Naughton
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
13 years 11 months ago
Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data
With power dissipation becoming an increasingly vexing problem across many classes of computer systems, measuring power dissipation of real, running systems has become crucial for...
Canturk Isci, Margaret Martonosi
ERSA
2009
185views Hardware» more  ERSA 2009»
13 years 4 months ago
Woolcano: An Architecture And Tool Flow For Dynamic Instruction Set Extension On Xilinx Virtex-4 FX
In this paper, we introduce the Woolcano reconfigurable processor architecture. The architecture is based on the Xilinx Virtex-4 FX FPGA and leverages the Auxiliary Processing Uni...
Mariusz Grad, Christian Plessl