185 search results - page 12 / 37 » Generation of Interpretive and Compiled Instruction Set Simu... |
112
click to vote
ASPLOS
1992
ACM
15 years 3 months ago
1992
ACM
Software-controlled data prefetching is a promising technique for improving the performance of the memory subsystem to match today's high-performance processors. While prefet...
128
click to vote
CASES
2007
ACM
15 years 3 months ago
2007
ACM
Instruction Set Simulators (ISSes) are important tools for cross-platform software development. The simulation speed is a major concern and many approaches have been proposed to i...
78
Voted
AADEBUG
1997
Springer
15 years 3 months ago
1997
Springer
Previously the debugging of optimised code has not been possible without recompiling the executable code and preventing the use of code optimisation techniques. Although current r...
115
click to vote
IEEEPACT
2008
IEEE
15 years 6 months ago
2008
IEEE
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...
DATE
2002
IEEE
15 years 4 months ago
2002
IEEE
To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The meth...