Sciweavers

185 search results - page 30 / 37
» Generation of Interpretive and Compiled Instruction Set Simu...
Sort
View
DSD
2009
IEEE
124views Hardware» more  DSD 2009»
15 years 4 months ago
Network-on-Chip Architecture Exploration Framework
— In this paper, we present a novel framework for the automated generation of Network-on-Chips (NoC) architectures, that enables architecture exploration and optimization. The au...
Timo Schönwald, Jochen Zimmermann, Oliver Bri...
TVLSI
2008
152views more  TVLSI 2008»
14 years 9 months ago
MMV: A Metamodeling Based Microprocessor Validation Environment
With increasing levels of integration of multiple processing cores and new features to support software functionality, recent generations of microprocessors face difficult validati...
Deepak Mathaikutty, Sreekumar V. Kodakara, Ajit Di...
BMCBI
2007
101views more  BMCBI 2007»
14 years 9 months ago
Robust detection and verification of linear relationships to generate metabolic networks using estimates of technical errors
Background: The size and magnitude of the metabolome, the ratio between individual metabolites and the response of metabolic networks is controlled by multiple cellular factors. A...
Frank Kose, Jan Budczies, Matthias Holschneider, O...
LCTRTS
2007
Springer
15 years 3 months ago
Compiler-managed partitioned data caches for low power
Set-associative caches are traditionally managed using hardwarebased lookup and replacement schemes that have high energy overheads. Ideally, the caching strategy should be tailor...
Rajiv A. Ravindran, Michael L. Chu, Scott A. Mahlk...
PLDI
2010
ACM
15 years 2 months ago
Bamboo: a data-centric, object-oriented approach to many-core software
Traditional data-oriented programming languages such as dataflow s and stream languages provide a natural abstraction for parallel programming. In these languages, a developer fo...
Jin Zhou, Brian Demsky