494 search results - page 30 / 99 » Generic Design Space Exploration for Reconfigurable Architec... |
100
click to vote
FDL
2003
IEEE
15 years 3 months ago
2003
IEEE
Reconfigurable Systolic Arrays are a generalization of Systolic Arrays where node operations and interconnections can be redefined even at run time. This flexibility increases the...
88
Voted
TECS
2008
14 years 9 months ago
2008
straction SUDEEP PASRICHA and NIKIL DUTT University of California, Irvine and MOHAMED BEN-ROMDHANE Newport Media Inc. Currently, system-on-chip (SoC) designs are becoming increasin...
ASAP
2006
IEEE
14 years 11 months ago
2006
IEEE
Several semi-parallel decoding architectures have been explored by researchers for the quasi-cyclic low density parity check (LDPC) codes. In these architectures, the reconfigurab...
DATE
2004
IEEE
15 years 1 months ago
2004
IEEE
Energy efficient embedded systems consist of a heterogeneous collection of very specific building blocks, connected together by a complex network of many dedicated busses and inte...
ACSD
2006
IEEE
15 years 3 months ago
2006
IEEE
An optimized functional design space exploration method for multimedia applications is proposed. The basis of the method is a way of representing the dependency and the concurrenc...