Sciweavers

550 search results - page 11 / 110
» Hardware Accelerated Power Estimation
Sort
View
ICPADS
2006
IEEE
15 years 5 months ago
Acceleration of Maximum Likelihood Estimation for Tomosynthesis Mammography
Maximum likelihood (ML) estimation is used during tomosynthesis mammography reconstruction. A single reconstruction involves the processing of highresolution projection images, wh...
Juemin Zhang, Waleed Meleis, David R. Kaeli, Tao W...
101
Voted
IWSOC
2005
IEEE
151views Hardware» more  IWSOC 2005»
15 years 5 months ago
A Low Area and Low Power Programmable Baseband Processor Architecture
A fully programmable radio baseband processor architecture is presented. The architecture is based on a DSP processor core and a number flexible accelerators, connected via a con...
Eric Tell, Anders Nilsson, Dake Liu
ISCAS
1999
IEEE
85views Hardware» more  ISCAS 1999»
15 years 4 months ago
Low power full-search block-matching motion estimation chip for H.263+
Jun-Fu Shen, Liang-Gee Chen, Hao-Chieh Chang, Tu-C...
MICRO
2003
IEEE
95views Hardware» more  MICRO 2003»
15 years 5 months ago
Processor Acceleration Through Automated Instruction Set Customization
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance and power demands of embedded appl...
Nathan Clark, Hongtao Zhong, Scott A. Mahlke
WWW
2003
ACM
16 years 11 days ago
Extrapolation methods for accelerating PageRank computations
We present a novel algorithm for the fast computation of PageRank, a hyperlink-based estimate of the "importance" of Web pages. The original PageRank algorithm uses the ...
Sepandar D. Kamvar, Taher H. Haveliwala, Christoph...