Sciweavers

550 search results - page 41 / 110
» Hardware Accelerated Power Estimation
Sort
View
112
Voted
ATS
1997
IEEE
89views Hardware» more  ATS 1997»
15 years 7 months ago
Guaranteeing Testability in Re-encoding for Low Power
This paper considers the testability implications of low power design methodologies. Low power and high testability are shown to be highly contrasting requirements, and an optimiz...
Silvia Chiusano, Fulvio Corno, Paolo Prinetto, Mau...
SIGMETRICS
2010
ACM
103views Hardware» more  SIGMETRICS 2010»
14 years 10 months ago
VM power metering: feasibility and challenges
This paper explores the feasibility of and challenges in developing methods for black-box monitoring of a VM's power usage at runtime, on shared virtualized compute platforms...
Bhavani Krishnan, Hrishikesh Amur, Ada Gavrilovska...
143
Voted
IOLTS
2005
IEEE
141views Hardware» more  IOLTS 2005»
15 years 9 months ago
A Novel On-Chip Delay Measurement Hardware for Efficient Speed-Binning
With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spect...
Arijit Raychowdhury, Swaroop Ghosh, Kaushik Roy
128
Voted
SIGMETRICS
2003
ACM
129views Hardware» more  SIGMETRICS 2003»
15 years 9 months ago
Run-time modeling and estimation of operating system power consumption
The increasing constraints on power consumption in many computing systems point to the need for power modeling and estimation for all components of a system. The Operating System ...
Tao Li, Lizy Kurian John
HPCA
2002
IEEE
16 years 4 months ago
Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach
Power dissipation has become one of the most critical factors for the continued development of both high-end and low-end computer systems. The successful design and evaluation of ...
Sudhanva Gurumurthi, Anand Sivasubramaniam, Mary J...