Sciweavers

550 search results - page 51 / 110
» Hardware Accelerated Power Estimation
Sort
View
127
Voted
DATE
2008
IEEE
163views Hardware» more  DATE 2008»
15 years 10 months ago
Design flow for embedded FPGAs based on a flexible architecture template
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
B. Neumann, Thorsten von Sydow, Holger Blume, Tobi...
117
Voted
DATE
1999
IEEE
112views Hardware» more  DATE 1999»
15 years 8 months ago
Efficient Switching Activity Simulation under a Real Delay Model Using a Bitparallel Approach
Estimating switching activity is a crucial step in optimizing circuits for low power. In this paper, a fast gate level switching activity estimator for combinational circuits will...
Markus Bühler, Matthias Papesch, K. Kapp, Utz...
102
Voted
ISCAS
2005
IEEE
129views Hardware» more  ISCAS 2005»
15 years 9 months ago
Boundary control of a bipolar square-wave generator using second-order switching surface
- This paper presents a boundary control of bipolar square-wave generator using a second-order switching surface. The switching surface is derived by estimating the state trajector...
Kelvin Ka Sing Leung, Y. C. Julian Chiu, Henry Shu...
ICCAD
2000
IEEE
73views Hardware» more  ICCAD 2000»
15 years 8 months ago
Simulation and Optimization of the Power Distribution Network in VLSI Circuits
In this paper, we present simulation techniques to estimate the worst-case voltage variation using a RC model for the power distribution network. Pattern independent maximum envel...
Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj
138
Voted
RECOMB
2005
Springer
16 years 3 months ago
Very Low Power to Detect Asymmetric Divergence of Duplicated Genes
Abstract. Asymmetric functional divergence of paralogues is a key aspect of the traditional model of evolution following duplication. If one gene continues to perform the ancestral...
Cathal Seoighe, Konrad Scheffler