Sciweavers

550 search results - page 76 / 110
» Hardware Accelerated Power Estimation
Sort
View
TRIDENTCOM
2006
IEEE
15 years 9 months ago
WiSNAP: A wireless image sensor network application platform
—Wireless networks in combination with image sensors open up a multitude of previously unthinkable sensing applications. Capable tools and testbeds for these wireless image senso...
Stephan Hengstler, Hamid K. Aghajan
ISQED
2005
IEEE
106views Hardware» more  ISQED 2005»
15 years 9 months ago
Deep Submicron CMOS Integrated Circuit Reliability Simulation with SPICE
The purpose of the paper is to introduce a new failure rate-based methodology for reliability simulation of deep submicron CMOS integrated circuits. Firstly, two of the state-of-t...
Xiaojun Li, Bing Huang, J. Qin, X. Zhang, Michael ...
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
15 years 8 months ago
Data marshaling for multi-core architectures
Previous research has shown that Staged Execution (SE), i.e., dividing a program into segments and executing each segment at the core that has the data and/or functionality to bes...
M. Aater Suleman, Onur Mutlu, José A. Joao,...
107
Voted
ASYNC
2002
IEEE
112views Hardware» more  ASYNC 2002»
15 years 8 months ago
A Negative-Overhead, Self-Timed Pipeline
This paper presents a novel variation of wave pipelining that we call “surfing.” In previous wave pipelined designs, timing uncertainty grows monotonically as events propagat...
Mark R. Greenstreet, Brian D. Winters
ISSS
2002
IEEE
174views Hardware» more  ISSS 2002»
15 years 8 months ago
A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor
Nowadays, new DSP applications are offering combined and flexible multimedia and telecom services. VLIW processor architectures, which include dedicated but inflexible functional ...
Carles Rodoreda Sala, Natalino G. Busá