Sciweavers

550 search results - page 93 / 110
» Hardware Accelerated Power Estimation
Sort
View
FPL
2009
Springer
149views Hardware» more  FPL 2009»
15 years 4 months ago
Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space
Commercial SRAM-based FPGAs have the potential to provide aerospace applications with the necessary performance to meet next-generation mission requirements. However, the suscepti...
Adam Jacobs, Alan D. George, Grzegorz Cieslewski
ISLPED
1997
ACM
95views Hardware» more  ISLPED 1997»
15 years 3 months ago
Formalized methodology for data reuse exploration in hierarchical memory mappings
Efficient use of an optimized memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption in data ...
Jean-Philippe Diguet, Sven Wuytack, Francky Cattho...
ISLPED
1997
ACM
104views Hardware» more  ISLPED 1997»
15 years 3 months ago
Composite sequence compaction for finite-state machines using block entropy and high-order Markov models
- The objective of this paper is to provide an effective technique for accurate modeling of the external input sequences that affect the behavior of Finite State Machines (FSMs). B...
Radu Marculescu, Diana Marculescu, Massoud Pedram
AIA
2007
15 years 1 months ago
Embedded harmonic control for dynamic trajectory planning on FPGA
This paper presents a parallel hardware implementation of a well-known navigation control method on reconfigurable digital circuits. Trajectories are estimated after an iterated ...
Bernard Girau, Amine M. Boumaza
ISLPED
2003
ACM
100views Hardware» more  ISLPED 2003»
15 years 5 months ago
Checkpointing alternatives for high performance, power-aware processors
High performance processors use checkpointing to rapidly recover from branch mispredictions and possibly other exceptions. We demonstrate that conventional checkpointing becomes u...
Andreas Moshovos