Sciweavers

365 search results - page 14 / 73
» Hardware Architecture of a Parallel Pattern Matching Engine
Sort
View
VLSISP
2010
119views more  VLSISP 2010»
14 years 4 months ago
Hardware Acceleration of HMMER on FPGAs
We propose a new parallelization scheme for the hmmsearch function of the HMMER software, in order to target FPGA technology. hmmsearch is a very compute intensive software for bio...
Steven Derrien, Patrice Quinton
IFIP
2001
Springer
15 years 2 months ago
A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation
: A new efficient type I architecture for motion estimation in video sequences based on the Full-Search Block-Matching (FSBM) algorithm is proposed in this paper. This architecture...
Nuno Roma, Leonel Sousa
CSMR
2002
IEEE
15 years 2 months ago
Architecture-Centric Software Evolution by Software Metrics and Design Patterns
It is shown how software metrics and architectural patterns can be used for the management of software evolution. In the presented architecture-centric software evolutionmethod th...
Juha Gustafsson, Jukka Paakki, Lilli Nenonen, A. I...
FCCM
2009
IEEE
115views VLSI» more  FCCM 2009»
15 years 1 months ago
Multi-Core Architecture on FPGA for Large Dictionary String Matching
FPGA has long been considered an attractive platform for high performance implementations of string matching. However, as the size of pattern dictionaries continues to grow, such ...
Qingbo Wang, Viktor K. Prasanna
HPDC
1997
IEEE
15 years 1 months ago
Supporting Parallel Applications on Clusters of Workstations: The Intelligent Network Interface Approach
This paper presents a novel networking architecture designed for communication intensive parallel applications running on clusters of workstations (COWs) connected by highspeed ne...
Marcel-Catalin Rosu, Karsten Schwan, Richard Fujim...