365 search results - page 41 / 73 » Hardware Architecture of a Parallel Pattern Matching Engine |
126
click to vote
VLSID
2001
IEEE
16 years 2 months ago
2001
IEEE
In this paper, we propose a new transparent built-in self-test ( TBIST ) method to test multiple embedded memory arrays with various sizes in parallel. First, a new transparent tes...
167
click to vote
WOSP
1998
ACM
15 years 6 months ago
1998
ACM
The POEMS project is creating an environment for end-to-end performance modeling of complex parallel and distributed systems, spanning the domains of application software, runti...
115
click to vote
IEEEPACT
2007
IEEE
15 years 8 months ago
2007
IEEE
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
129
click to vote
ISLPED
2003
ACM
15 years 7 months ago
2003
ACM
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
123
click to vote
ARCS
2006
Springer
15 years 5 months ago
2006
Springer
Early energy estimation is increasingly important in MultiProcessor System-On-Chip (MPSoC) design. Applying traditional approaches, which consist in delaying the estimation until t...