365 search results - page 48 / 73 » Hardware Architecture of a Parallel Pattern Matching Engine |
108
click to vote
ICCD
2005
IEEE
15 years 3 months ago
2005
IEEE
As power density increases exponentially, run-time regulation of operating temperature by dynamic thermal management becomes imperative. This paper proposes a novel approach to re...
95
Voted
IPPS
1998
IEEE
15 years 1 months ago
1998
IEEE
Traditionally, tracking systems require dedicated hardware to handle the computational demands and input/output rates imposed by real-time video sources. An alternative presented i...
ICCAD
2005
IEEE
15 years 6 months ago
2005
IEEE
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
101
Voted
IEEEPACT
2002
IEEE
15 years 2 months ago
2002
IEEE
Memory performance is increasingly determining microprocessor performance and technology trends are exacerbating this problem. Most architectures use set-associative caches with L...
WOB
2004
14 years 11 months ago
2004
ABSTRACT. Reconfigurable systolic arrays can be adapted to efficiently resolve a wide spectrum of computational problems; parallelism is naturally explored in systolic arrays and r...