Sciweavers

365 search results - page 56 / 73
» Hardware Architecture of a Parallel Pattern Matching Engine
Sort
View
NIPS
1997
14 years 11 months ago
Computing with Action Potentials
Most computational engineering based loosely on biology uses continuous variables to represent neural activity. Yet most neurons communicate with action potentials. The engineerin...
John J. Hopfield, Carlos D. Brody, Sam T. Roweis
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
14 years 7 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt
EDOC
2006
IEEE
15 years 3 months ago
Specifying and Controlling Multi-Channel Web Interfaces for Enterprise Applications
When building enterprise applications that need to be accessed through a variety of client devices, developers usually strive to implement most of the business logic device-indepen...
Matthias Book, Volker Gruhn
97
Voted
SIMPRA
2011
14 years 4 months ago
A real-time multigrid finite hexahedra method for elasticity simulation using CUDA
In this paper we present a GPU-based multigrid approach for simulating elastic deformable objects in real time. Our method is based on a finite element discretization of the defo...
Christian Dick, Joachim Georgii, Rüdiger West...
CLUSTER
2009
IEEE
15 years 4 months ago
Overlapping computation and communication in SMT clusters with commodity interconnects
Abstract—In this paper we focus on optimizing the performance in a cluster of Simultaneous Multithreading (SMT) processors connected with a commodity interconnect (e.g. Gbit Ethe...
Georgios I. Goumas, Nikos Anastopoulos, Nectarios ...