Sciweavers

117 search results - page 21 / 24
» Hardware Compilation for FPGA-Based Configurable Computing M...
Sort
View
IEEEPACT
2006
IEEE
15 years 3 months ago
Fast, automatic, procedure-level performance tuning
This paper presents an automated performance tuning solution, which partitions a program into a number of tuning sections and finds the best combination of compiler options for e...
Zhelong Pan, Rudolf Eigenmann
HIPC
2000
Springer
15 years 1 months ago
Instruction Level Distributed Processing
Within two or three technology generations, processor architects will face a number of major challenges. Wire delays will become critical, and power considerations will temper the ...
James E. Smith
SEMWEB
2010
Springer
14 years 7 months ago
Optimizing Enterprise-Scale OWL 2 RL Reasoning in a Relational Database System
OWL 2 RL was standardized as a less expressive but scalable subset of OWL 2 that allows a forward-chaining implementation. However, building an enterprise-scale forward-chaining ba...
Vladimir Kolovski, Zhe Wu, George Eadon
ICS
1993
Tsinghua U.
15 years 1 months ago
The NuMesh: A Modular, Scalable Communications Substrate
Many standardized hardware communication interfaces offer runtime flexibility and configurability at the cost of efficiency. An alternate approach is the use of a highly-effic...
Steve Ward, Karim Abdalla, Rajeev Dujari, Michael ...
ACSC
2004
IEEE
15 years 1 months ago
A RMI Protocol for Aglets
Aglets is a mobile agent system that allows an agent to move with its code and execution state across the network to interact with other entities. Aglets utilizes Java RMI to supp...
Feng Lu, Kris Bubendorfer