Sciweavers

4074 search results - page 684 / 815
» Hardware Modelling and Simulation Using an Object-Oriented M...
Sort
View
133
Voted
IEEEARES
2006
IEEE
15 years 8 months ago
A Component Based Software Architecture for E-Government Applications
The raising need for e-government applications leads to many new approaches in this sector. To fulfill the requirement for a flexible government-to-government (G2G) software sys...
Daniel Beer, Raphael Kunis, Gudula Rünger
DATE
2000
IEEE
94views Hardware» more  DATE 2000»
15 years 7 months ago
Shared Memory Implementations of Synchronous Dataflow Specifications
There has been a proliferation of block-diagram environments for specifying and prototyping DSP systems. These include tools from academia like Ptolemy [3], and GRAPE [7], and com...
Praveen K. Murthy, Shuvra S. Bhattacharyya
118
Voted
SIGMETRICS
1999
ACM
15 years 7 months ago
NFS Sensitivity to High Performance Networks
This paper examines NFS sensitivity to performance characteristics of emerging networks. We adopt an unusual method of inserting controlled delays into live systems to measure sen...
Richard P. Martin, David E. Culler
121
Voted
ASPDAC
2008
ACM
104views Hardware» more  ASPDAC 2008»
15 years 4 months ago
Low power clock buffer planning methodology in F-D placement for large scale circuit design
Traditionally, clock network layout is performed after cell placement. Such methodology is facing a serious problem in nanometer IC designs where people tend to use huge clock buff...
Yanfeng Wang, Qiang Zhou, Yici Cai, Jiang Hu, Xian...
191
Voted
DATE
2011
IEEE
223views Hardware» more  DATE 2011»
14 years 6 months ago
Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach
Current processors are optimized for average case performance, often leading to a high worst-case execution time (WCET). Many architectural features that increase the average case...
Martin Schoeberl, Pascal Schleuniger, Wolfgang Puf...