163 search results - page 11 / 33 » Hardware Performance Characterization of Block Cipher Struct... |
174
click to vote
DAC
2011
ACM
13 years 11 months ago
2011
ACM
Variations in delay caused by within-die and die-to-die process variations and SOI history effect increase timing margins and reduce performance. In order to develop mitigation te...
118
Voted
DAMON
2009
Springer
15 years 6 months ago
2009
Springer
Database engines face growing scalability challenges as core counts exponentially increase each processor generation, and the efficiency of synchronization primitives used to prot...
DATE
2006
IEEE
15 years 5 months ago
2006
IEEE
Structured-ASIC design provides a mid-way point between FPGA and cell-based ASIC design for performance, area and power, but suffers from the same increasing verification burden a...
73
Voted
ICCD
1997
IEEE
15 years 3 months ago
1997
IEEE
In this paper, we suggest a block-restricted sifting strategy which is based on the restriction of Rudell's sifting to certain blocks of variables. The application of this st...
118
click to vote
ICPP
2009
IEEE
15 years 6 months ago
2009
IEEE
—Sparse Matrix-Vector multiplication (SpMV) is a very challenging computational kernel, since its performance depends greatly on both the input matrix and the underlying architec...