Sciweavers

308 search results - page 13 / 62
» Hardware Reconfigurable Neural Networks
Sort
View
ANNPR
2006
Springer
14 years 11 months ago
A Convolutional Neural Network Tolerant of Synaptic Faults for Low-Power Analog Hardware
Abstract. Recently, the authors described a training method for a convolutional neural network of threshold neurons. Hidden layers are trained by by clustering, in a feed-forward m...
Johannes Fieres, Karlheinz Meier, Johannes Schemme...
FPL
2009
Springer
105views Hardware» more  FPL 2009»
15 years 1 months ago
Run-time resource management in fault-tolerant network on reconfigurable chips
This paper investigates the challenges of run-time resource management in future coarse-grained network-onreconfigurable-chips (NoRCs). Run-time reconfiguration is a key feature e...
Mohammad Hosseinabady, José L. Nú&nt...
FCCM
1999
IEEE
143views VLSI» more  FCCM 1999»
15 years 1 months ago
Implementation and Evaluation of a Prototype Reconfigurable Router
The evolution of computer networking technology will likely require hardware that is flexible enough to adapt to changing standards while maintaining the highest possible performa...
Jason R. Hess, David C. Lee, Scott J. Harper, Mark...
NCI
2003
109views Neural Networks» more  NCI 2003»
14 years 11 months ago
Analog Hardware Model for Morphological Neural Networks
Jorge L. Ortiz, Camille T. Ocasio