Sciweavers

308 search results - page 25 / 62
» Hardware Reconfigurable Neural Networks
Sort
View
FPL
2000
Springer
125views Hardware» more  FPL 2000»
15 years 1 months ago
Multiplexer Based Reconfiguration for Virtex Multipliers
A novel approach, based on a radix-4 Booth encoding, is presented for constant coefficient multipliers. The major advantage of this approach is that it reduces the amount of reconf...
Tim Courtney, Richard H. Turner, Roger Woods
ASAP
2007
IEEE
150views Hardware» more  ASAP 2007»
15 years 1 months ago
Customizing Reconfigurable On-Chip Crossbar Scheduler
We present a design of a customized crossbar scheduler for on-chip networks. The proposed scheduler arbitrates on-demand interconnects, where physical topologies are identical to ...
Jae Young Hur, Todor Stefanov, Stephan Wong, Stama...
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
15 years 3 months ago
A Generic On-Chip Debugger for Wireless Sensor Networks
— This invited paper overviews the low level debug support hardware required for an on-chip predeployment debugging system for sensor networks. The solution provides significant...
Andrew B. T. Hopkins, Klaus D. McDonald-Maier
84
Voted
IJNS
2000
80views more  IJNS 2000»
14 years 9 months ago
VLSI Implementation of Neural Networks
Currently, fuzzy controllers are the most popular choice for hardware implementation of complex control surfaces because they are easy to design. Neural controllers are more compl...
Bogdan M. Wilamowski, J. Binfet, M. O. Kaynak