Sciweavers

308 search results - page 41 / 62
» Hardware Reconfigurable Neural Networks
Sort
View
ISNN
2007
Springer
15 years 3 months ago
Neural-Based Separating Method for Nonlinear Mixtures
A neural-based method for source separation in nonlinear mixture is proposed in this paper. A cost function, which consists of the mutual information and partial moments of the out...
Ying Tan
FPL
2009
Springer
161views Hardware» more  FPL 2009»
15 years 2 months ago
A multi-FPGA architecture for stochastic Restricted Boltzmann Machines
Although there are many neural network FPGA architectures, there is no framework for designing large, high-performance neural networks suitable for the real world. In this paper, ...
Daniel L. Ly, Paul Chow

Publication
266views
14 years 3 months ago
NeuFlow: A Runtime Reconfigurable Dataflow Processor for Vision
In this paper we present a scalable dataflow hard- ware architecture optimized for the computation of general- purpose vision algorithms—neuFlow—and a dataflow compiler—luaFl...
C. Farabet, B. Martini, B. Corda, P. Akselrod, E. ...
ICES
2001
Springer
105views Hardware» more  ICES 2001»
15 years 2 months ago
Two-Step Incremental Evolution of a Prosthetic Hand Controller Based on Digital Logic Gates
Abstract. Evolvable Hardware (EHW) has been proposed as a new method for designing systems for real-world applications. In this paper it is applied for evolving a prosthetic hand c...
Jim Torresen
ISCAS
2011
IEEE
278views Hardware» more  ISCAS 2011»
14 years 1 months ago
A programmable axonal propagation delay circuit for time-delay spiking neural networks
— we present an implementation of a programmable axonal propagation delay circuit which uses one first-order logdomain low-pass filter. Delays may be programmed in the 550ms rang...
Runchun Wang, Craig T. Jin, Alistair McEwan, Andr&...