Sciweavers

308 search results - page 56 / 62
» Hardware Reconfigurable Neural Networks
Sort
View
DSN
2003
IEEE
15 years 2 months ago
Integrating Recovery Strategies into a Primary Substation Automation System
The DepAuDE architecture provides middleware to integrate fault tolerance support into distributed embedded automation applications. It allows error recovery to be expressed in te...
Geert Deconinck, Vincenzo De Florio, Ronnie Belman...
MSS
2003
IEEE
90views Hardware» more  MSS 2003»
15 years 2 months ago
NSM: A Distributed Storage Architecture for Data-Intensive Applications
: Several solutions have been developed to provide dataintensive applications with the highest possible data rates. Such solutions tried to utilize the available network resources ...
Zeyad Ali, Qutaibah M. Malluhi
IJCNN
2007
IEEE
15 years 3 months ago
Parallel Learning of Large Fuzzy Cognitive Maps
— Fuzzy Cognitive Maps (FCMs) are a class of discrete-time Artificial Neural Networks that are used to model dynamic systems. A recently introduced supervised learning method, wh...
Wojciech Stach, Lukasz A. Kurgan, Witold Pedrycz
ISCAS
2006
IEEE
144views Hardware» more  ISCAS 2006»
15 years 3 months ago
A VLSI spike-driven dynamic synapse which learns only when necessary
— We describe an analog VLSI circuit implementing spike-driven synaptic plasticity, embedded in a network of integrate-and-fire neurons. This biologically inspired synapse is hi...
S. Mitra, Stefano Fusi, Giacomo Indiveri
ICONIP
2007
14 years 11 months ago
Analysis on Bidirectional Associative Memories with Multiplicative Weight Noise
Abstract. In neural networks, network faults can be exhibited in different forms, such as node fault and weight fault. One kind of weight faults is due to the hardware or software ...
Chi-Sing Leung, Pui-Fai Sum, Tien-Tsin Wong