Sciweavers

1446 search results - page 256 / 290
» Hardware Software Co-Design Using Functional Languages
Sort
View
ISPASS
2009
IEEE
15 years 8 months ago
Machine learning based online performance prediction for runtime parallelization and task scheduling
—With the emerging many-core paradigm, parallel programming must extend beyond its traditional realm of scientific applications. Converting existing sequential applications as w...
Jiangtian Li, Xiaosong Ma, Karan Singh, Martin Sch...
HPCN
1995
Springer
15 years 5 months ago
Exploiting high performance Fortran for computational fluid dynamics
Abstract. We discuss the High Performance Fortran data parallel programming language as an aid to software engineering and as a tool for exploiting High Performance Computing syste...
Kenneth A. Hawick, Geoffrey Fox
RSP
2003
IEEE
132views Control Systems» more  RSP 2003»
15 years 7 months ago
Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
MICRO
2009
IEEE
129views Hardware» more  MICRO 2009»
15 years 8 months ago
Execution leases: a hardware-supported mechanism for enforcing strong non-interference
High assurance systems such as those found in aircraft controls and the financial industry are often required to handle a mix of tasks where some are niceties (such as the contro...
Mohit Tiwari, Xun Li, Hassan M. G. Wassel, Frederi...
CAV
1999
Springer
119views Hardware» more  CAV 1999»
15 years 6 months ago
A Theory of Restrictions for Logics and Automata
BDDs and their algorithms implement a decision procedure for Quanti ed Propositional Logic. BDDs are a kind of acyclic automata. Unrestricted automata (recognizing unbounded string...
Nils Klarlund