Sciweavers

139 search results - page 21 / 28
» Hardware Software Instruction Set Configurability for System...
Sort
View
DAC
1998
ACM
16 years 18 days ago
Power Optimization of Variable Voltage Core-Based Systems
The growing class of portable systems, such as personal computing and communication devices, has resulted in a new set of system design requirements, mainly characterized by domin...
Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkon...
EUROPAR
1999
Springer
15 years 3 months ago
Annotated Memory References: A Mechanism for Informed Cache Management
Processor cycle time continues to decrease faster than main memory access times, placing higher demands on cache memory hierarchy performance. To meet these demands, conventional ...
Alvin R. Lebeck, David R. Raymond, Chia-Lin Yang, ...
86
Voted
DAC
2010
ACM
15 years 3 months ago
Processor virtualization and split compilation for heterogeneous multicore embedded systems
Complex embedded systems have always been heterogeneous multicore systems. Because of the tight constraints on power, performance and cost, this situation is not likely to change a...
Albert Cohen, Erven Rohou
77
Voted
ICCAD
2005
IEEE
106views Hardware» more  ICCAD 2005»
15 years 8 months ago
New decompilation techniques for binary-level co-processor generation
—Existing ASIPs (application-specific instruction-set processors) and compiler-based co-processor synthesis approaches meet the increasing performance requirements of embedded ap...
Greg Stiff, Frank Vahid
80
Voted
ACSAC
2005
IEEE
15 years 5 months ago
Stealth Breakpoints
Microscopic analysis of malicious code (malware) requires the aid of a variety of powerful tools. Chief among them is a debugger that enables runtime binary analysis at an instruc...
Amit Vasudevan, Ramesh Yerraballi