214 search results - page 12 / 43 » Hardware Software Process Migration and RTL Simulation |
ISSS
2002
IEEE
15 years 2 months ago
2002
IEEE
We present the modeling of the high-level design of a next generation network switch from the perspective of a ComputerAided Design (CAD) team within the larger context of a desig...
PARA
2004
Springer
15 years 3 months ago
2004
Springer
Cache optimizations typically include code transformations to increase the locality of memory accesses. An orthogonal approach is to enable for latency hiding by introducing prefet...
CODES
2006
IEEE
15 years 3 months ago
2006
IEEE
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
76
Voted
DAC
1999
ACM
15 years 1 months ago
1999
ACM
We present our practical experience in the modeling and integration of cycle/phase-accurate instruction set architecture (ISA) models of digital signal processors (DSPs) with othe...
100
click to vote
RSP
2003
IEEE
15 years 2 months ago
2003
IEEE
This paper describes the early analysis and estimation features currently implemented in the Berkeley Emulation Engine (BEE) system. BEE is an integrated rapid prototyping and des...