Sciweavers

1737 search results - page 309 / 348
» Hardware Support for Secure Processing in Embedded Systems
Sort
View
121
Voted
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
15 years 7 months ago
VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond
Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several trans...
Imran Ahmed, Tughrul Arslan
154
Voted
CASES
2001
ACM
15 years 7 months ago
A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture
The rapid growth of silicon densities has made it feasible to deploy reconfigurable hardware as a highly parallel computing platform. However, in most cases, the application needs...
Girish Venkataramani, Walid A. Najjar, Fadi J. Kur...
172
Voted
HICSS
2003
IEEE
193views Biometrics» more  HICSS 2003»
15 years 9 months ago
Ambient computing applications: an experience with the SPREAD approach
Todays, we assist to the explosive development of mobile computing devices like PDAs and cell-phones, the integration of embedded intelligence (like Web server) in more and more c...
Paul Couderc, Michel Banâtre
132
Voted
RIDE
1999
IEEE
15 years 8 months ago
WISE: Business to Business E-Commerce
The Internet and the proliferation of inexpensive computing power in the form of clusters of workstations or PCs provide the basic hardware infrastructure for business to business...
Gustavo Alonso, Ulrich Fiedler, Claus Hagen, Amaia...
122
Voted
IEEEPACT
2003
IEEE
15 years 9 months ago
Design Trade-Offs in High-Throughput Coherence Controllers
Recent research shows that the high occupancy of Coherence Controllers (CCs) is a major performance bottleneck in scalable shared-memory multiprocessors. In this paper, we propose...
Anthony-Trung Nguyen, Josep Torrellas