Sciweavers

1737 search results - page 335 / 348
» Hardware Support for Secure Processing in Embedded Systems
Sort
View
LCTRTS
2000
Springer
15 years 3 months ago
An Integrated Push/Pull Buffer Management Method in Multimedia Communication Environments
Multimedia communication systems require not only high-performance computer hardware and highspeed networks, but also a buffer management mechanism to process voluminous data effi...
Sungyoung Lee, Hyonwoo Seung, Taewoong Jeon
CF
2010
ACM
15 years 3 months ago
A communication infrastructure for a million processor machine
: The SpiNNaker machine is a massively parallel computing system, consisting of 1,000,000 cores. From one perspective, it has a place in Flynns' taxonomy: it is a straightforw...
Andrew D. Brown, Steve Furber, Jeff S. Reeve, Pete...
MICRO
2009
IEEE
147views Hardware» more  MICRO 2009»
15 years 6 months ago
Complexity effective memory access scheduling for many-core accelerator architectures
Modern DRAM systems rely on memory controllers that employ out-of-order scheduling to maximize row access locality and bank-level parallelism, which in turn maximizes DRAM bandwid...
George L. Yuan, Ali Bakhoda, Tor M. Aamodt
CIKM
2001
Springer
15 years 4 months ago
PowerDB-IR - Information Retrieval on Top of a Database Cluster
Our current concern is a scalable infrastructure for information retrieval (IR) with up-to-date retrieval results in the presence of frequent, continuous updates. Timely processin...
Torsten Grabs, Klemens Böhm, Hans-Jörg S...
SIGMETRICS
2006
ACM
168views Hardware» more  SIGMETRICS 2006»
15 years 5 months ago
Throughput performance of popular JMS servers
The Java Messaging Service (JMS) facilitates communication among distributed software components according to the publish/subscribe principle. If the subscribers install filter r...
Michael Menth, Robert Henjes, Christian Zepfel, Se...