Sciweavers

1737 search results - page 341 / 348
» Hardware Support for Secure Processing in Embedded Systems
Sort
View
IPPS
2010
IEEE
14 years 9 months ago
Scalable multi-pipeline architecture for high performance multi-pattern string matching
Multi-pattern string matching remains a major performance bottleneck in network intrusion detection and anti-virus systems for high-speed deep packet inspection (DPI). Although Aho...
Weirong Jiang, Yi-Hua Edward Yang, Viktor K. Prasa...
DGO
2008
112views Education» more  DGO 2008»
15 years 22 days ago
Mapping theory to practice: a cartographic analysis of public safety networks
This paper provides an interim report on ongoing data collection and analysis efforts as part of a large-scale study of information technology- focused interagency collaborations ...
Christine B. Williams, M. Lynne Markus, Michael Ty...
DAGSTUHL
2010
15 years 1 months ago
Visual Simulation of Flow
We have adopted a numerical method from computational fluid dynamics, the Lattice Boltzmann Method (LBM), for real-time simulation and visualization of flow and amorphous phenomen...
Arie E. Kaufman, Ye Zhao
ISCA
2008
IEEE
142views Hardware» more  ISCA 2008»
15 years 6 months ago
Improving NAND Flash Based Disk Caches
Flash is a widely used storage device that provides high density and low power, appealing properties for general purpose computing. Today, its usual application is in portable spe...
Taeho Kgil, David Roberts, Trevor N. Mudge
DATE
2007
IEEE
86views Hardware» more  DATE 2007»
15 years 6 months ago
Reduction of detected acceptable faults for yield improvement via error-tolerance
Error-tolerance is an innovative way to enhance the effective yield of IC products. Previously a test methodology based on error-rate estimation to support error-tolerance was pro...
Tong-Yu Hsieh, Kuen-Jong Lee, Melvin A. Breuer