681 search results - page 101 / 137 » Hardware Synthesis Using SAFL and Application to Processor D... |
HPDC
2010
IEEE
14 years 9 months ago
2010
IEEE
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
84
Voted
DATE
2008
IEEE
15 years 4 months ago
2008
IEEE
Run-time reconfigurable logic is a very attractive alterative in the design of SoC. However, configuration overhead can largely decrease the system performance. In this work, we p...
TVLSI
2002
14 years 9 months ago
2002
In this paper, we propose a low-power approach to the design of embedded very long instruction word (VLIW) processor architectures based on the forwarding (or bypassing) hardware, ...
FCCM
2007
IEEE
15 years 4 months ago
2007
IEEE
Programming efficiency of heterogeneous concurrent systems is limited by the use of lock-based synchronization mechanisms. Transactional memories can greatly improve the programmi...
145
click to vote
ASPDAC
2012
ACM
13 years 5 months ago
2012
ACM
— The Dark Silicon Age kicked off with the transition to multicore and will be characterized by a wild chase for seemingly ever-more insane architectural designs. At the heart o...