681 search results - page 57 / 137 » Hardware Synthesis Using SAFL and Application to Processor D... |
114
click to vote
FPGA
2010
ACM
14 years 9 months ago
2010
ACM
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
FPL
2003
Springer
15 years 2 months ago
2003
Springer
Abstract. A smart transducer network hosts various nodes with different functionality. Our approach offers the possibility to design different smart transducer nodes as a system...
GLVLSI
2006
IEEE
15 years 3 months ago
2006
IEEE
In this paper we propose a hardware real time operating system (HW-RTOS) solution that makes use of a dedicated hardware in order to replace the standard support provided by the P...
ESTIMEDIA
2009
Springer
14 years 7 months ago
2009
Springer
As single-processor systems are ceasing to scale effectively, multi-processor systems are becoming more and more popular. While there are many challenges of designing multi-process...
CBSE
2005
Springer
15 years 3 months ago
2005
Springer
We consider a class of component-based software models with interaction style of buffered asynchronous message passing between components with ports, represented by UML-RT. After ...