681 search results - page 71 / 137 » Hardware Synthesis Using SAFL and Application to Processor D... |
82
Voted
DAC
2004
ACM
15 years 10 months ago
2004
ACM
Error correcting codes are widely used in communication and storage applications. Codec complexity has usually been measured with a software implementation in mind. A recent hardw...
DATE
2010
IEEE
15 years 2 months ago
2010
IEEE
—In this paper, we examine the design process of a Network on-Chip (NoC) for a high-end commercial System onChip (SoC) application. We present several design choices and focus on...
85
Voted
CODES
2008
IEEE
15 years 4 months ago
2008
IEEE
Processor Idle Cycle Aggregation (PICA) is a promising approach for low power execution of processors, in which small memory stalls are aggregated to create a large one, and the p...
BIOADIT
2006
Springer
15 years 1 months ago
2006
Springer
Abstract. This article describes an implementation of a basic multiprocessor system that exhibits replication and differentiation abilities on the POEtic tissue, a programmable har...
79
Voted
ICCD
2001
IEEE
15 years 6 months ago
2001
IEEE
This paper deals with low-energy code generation for a highly optimized digital signal processor designed for mobile communication applications. We present a genetic algorithm bas...