Sciweavers

339 search results - page 31 / 68
» Hardware Synthesis for Multi-Dimensional Time
Sort
View
DATE
2004
IEEE
109views Hardware» more  DATE 2004»
15 years 4 months ago
RTL Processor Synthesis for Architecture Exploration and Implementation
Architecture description languages are widely used to perform architecture exploration for application-driven designs, whereas the RT-level is the commonly accepted level for hard...
Oliver Schliebusch, Anupam Chattopadhyay, Rainer L...
ISCAS
2005
IEEE
114views Hardware» more  ISCAS 2005»
15 years 6 months ago
Performance analysis by topology indexed lookup tables
— Accurate analysis of VLSI interconnects is essential to the performance-driven synthesis and layout of integrated circuits. Existing techniques are based on either simulation, ...
P. Agarwal, A. Vidyarthi, Patrick H. Madden
106
Voted
EH
2000
IEEE
183views Hardware» more  EH 2000»
15 years 4 months ago
A Reconfigurable Platform for the Automatic Synthesis of Analog Circuits
Reconfigurable chips are integrated circuits whose internal connections can be programmed by the user to attend a specific application. Field Programmable Gate Arrays (FPGAs) and ...
Ricardo Salem Zebulum, Cristina Costa Santini, Hel...
117
Voted
ASPDAC
2009
ACM
152views Hardware» more  ASPDAC 2009»
15 years 7 months ago
A novel Toffoli network synthesis algorithm for reversible logic
—Reversible logic studies have promising potential on energy lossless circuit design, quantum computation, nanotechnology, etc. Reversible logic features a one-to-one input outpu...
Yexin Zheng, Chao Huang
ASPDAC
2004
ACM
83views Hardware» more  ASPDAC 2004»
15 years 5 months ago
Instruction set and functional unit synthesis for SIMD processor cores
—This paper focuses on SIMD processor synthesis and proposes a SIMD instruction set/functional unit synthesis algorithm. Given an initial assembly code and a timing constraint, t...
Nozomu Togawa, Koichi Tachikake, Yuichiro Miyaoka,...