Sciweavers

339 search results - page 38 / 68
» Hardware Synthesis for Multi-Dimensional Time
Sort
View
110
Voted
RSP
2005
IEEE
164views Control Systems» more  RSP 2005»
15 years 6 months ago
High Level Synthesis for Data-Driven Applications
Abstract— John von Neumann proposed his famous architecture in a context where hardware was very expensive and bulky. His goal was to maximize functionality with minimal hardware...
Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley,...
ASPDAC
1995
ACM
103views Hardware» more  ASPDAC 1995»
15 years 4 months ago
A scheduling algorithm for multiport memory minimization in datapath synthesis
- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...
Hae-Dong Lee, Sun-Young Hwang
ASPDAC
2009
ACM
111views Hardware» more  ASPDAC 2009»
15 years 7 months ago
A UML-based approach for heterogeneous IP integration
- With increasing availability of predefined IP (Intellectual Properties) blocks and inexpensive microprocessors, embedded system designers are faced with more design choices than ...
Zhenxin Sun, Weng-Fai Wong
ACSD
2008
IEEE
114views Hardware» more  ACSD 2008»
15 years 7 months ago
Modeling and verifying asynchronous communication mechanisms using coloured Petri nets
Asynchronous data communication mechanisms (ACMs) have been extensively studied as data connectors between independently timed concurrent processes. In previous work, two automati...
Kyller Costa Gorgônio, Fei Xia
CODES
2007
IEEE
15 years 6 months ago
Reliable multiprocessor system-on-chip synthesis
This article presents a multiprocessor system-on-chip synthesis (MPSoC) algorithm that optimizes system mean time to failure. Given a set of directed acyclic periodic graphs of co...
Changyun Zhu, Zhenyu (Peter) Gu, Robert P. Dick, L...