101 search results - page 14 / 21 » Hardware Task Scheduling for Partially Reconfigurable FPGAs |
IPPS
2006
IEEE
15 years 4 months ago
2006
IEEE
Modern FPGAs, such as the Xilinx Virtex-II Series, offer the feature of partial and dynamic reconfiguration, allowing to load various hardware configurations (i.e., HW modules) du...
74
Voted
ASPDAC
2006
ACM
15 years 4 months ago
2006
ACM
To get efficient HW management in 2D Reconfigurable Systems, heuristics are needed to select the best place to locate each arriving task. We propose a technique that locates the ta...
103
click to vote
CODES
2010
IEEE
14 years 7 months ago
2010
IEEE
This paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant realtime distributed embedded systems used for safe...
107
click to vote
MAM
2007
14 years 10 months ago
2007
This paper describes a new method of executing a software program on an FPGA for embedded systems. Rather than combine reconfigurable logic with a microprocessor core, this method...
DATE
2009
IEEE
15 years 5 months ago
2009
IEEE
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...