Sciweavers

1077 search results - page 112 / 216
» Hardware code generation from dataflow programs
Sort
View
PPOPP
1997
ACM
15 years 6 months ago
Effective Fine-Grain Synchronization for Automatically Parallelized Programs Using Optimistic Synchronization Primitives
As shared-memory multiprocessors become the dominant commodity source of computation, parallelizing compilers must support mainstream computations that manipulate irregular, point...
Martin C. Rinard
ACMMSP
2006
ACM
260views Hardware» more  ACMMSP 2006»
15 years 7 months ago
Seven at one stroke: results from a cache-oblivious paradigm for scalable matrix algorithms
A blossoming paradigm for block-recursive matrix algorithms is presented that, at once, attains excellent performance measured by • time, • TLB misses, • L1 misses, • L2 m...
Michael D. Adams, David S. Wise
CORR
2011
Springer
213views Education» more  CORR 2011»
14 years 8 months ago
Liquidsoap: a High-Level Programming Language for Multimedia Streaming
Generating multimedia streams, such as in a netradio, is a task which is complex and difficult to adapt to every users’ needs. We introduce a novel approach in order to achieve i...
David Baelde, Romain Beauxis, Samuel Mimram
ACSC
2004
IEEE
15 years 5 months ago
Exploiting FPGA Concurrency to Enhance JVM Performance
The Java Programming Language has been praised for its platform independence and portability, but because of its slow execution speed on a software Java Virtual Machine (JVM), som...
James Parnis, Gareth Lee
132
Voted
TII
2010
166views Education» more  TII 2010»
14 years 8 months ago
Source-to-Source Architecture Transformation for Performance Optimization in BIP
Behavior, Interaction, Priorities (BIP) is a component framework for constructing systems from a set of atomic components by using two kinds of composition operators: interactions ...
Marius Bozga, Mohamad Jaber, Joseph Sifakis