Sciweavers

1077 search results - page 122 / 216
» Hardware code generation from dataflow programs
Sort
View
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
14 years 5 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...
WWW
2005
ACM
16 years 2 months ago
Using XForms to simplify Web programming
The difficulty of developing and deploying commercial web applications increases as the number of technologies they use increases and as the interactions between these technologie...
Richard Cardone, Danny Soroker, Alpana Tiwari
ASPLOS
2010
ACM
15 years 6 months ago
Accelerating MATLAB Image Processing Toolbox functions on GPUs
In this paper, we present our effort in developing an opensource GPU (graphics processing units) code library for the MATLAB Image Processing Toolbox (IPT). We ported a dozen of r...
Jingfei Kong, Martin Dimitrov, Yi Yang, Janaka Liy...
CSMR
2007
IEEE
15 years 8 months ago
Example-Driven Reconstruction of Software Models
As software systems evolve, they become more complex and harder to understand and maintain. Certain reverse engineering techniques attempt to reconstruct software models from sour...
Oscar Nierstrasz, Markus Kobel, Tudor Gîrba,...
FPGA
2003
ACM
138views FPGA» more  FPGA 2003»
15 years 7 months ago
Automatic transistor and physical design of FPGA tiles from an architectural specification
One of the most difficult and time-consuming steps in the creation of an FPGA is its transistor-level design and physical layout. Modern commercial FPGAs typically consume anywher...
Ketan Padalia, Ryan Fung, Mark Bourgeault, Aaron E...