Sciweavers

1077 search results - page 152 / 216
» Hardware code generation from dataflow programs
Sort
View
IEEEPACT
2000
IEEE
15 years 6 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
HPCA
2011
IEEE
14 years 5 months ago
Checked Load: Architectural support for JavaScript type-checking on mobile processors
Dynamic languages such as Javascript are the de-facto standard for web applications. However, generating efficient code for dynamically-typed languages is a challenge, because it...
Owen Anderson, Emily Fortuna, Luis Ceze, Susan Egg...
TEI
2010
ACM
133views Hardware» more  TEI 2010»
15 years 8 months ago
Move it!: puppetry for creativity
This project studied the influence of kinesthetic intelligences on creativity in young children. To understand this relationship preschoolers were observed in their daycare setti...
Jasmine M. Williams
CODES
2007
IEEE
15 years 8 months ago
Embedded software development on top of transaction-level models
Early embedded SW development with transaction-level models has been broadly promoted to improve SoC design productivity. But the proposed APIs only provide low-level read/write o...
Wolfgang Klingauf, Robert Günzel, Christian S...
ECMDAFA
2006
Springer
137views Hardware» more  ECMDAFA 2006»
15 years 5 months ago
Harvesting Software Systems for MDA-Based Reengineering
Abstract. In this paper we report on a feasibility study in reengineering legacy systems towards a model-driven architecture (MDA). Steps in our approach consist of (1) parsing the...
Thijs Reus, Hans Geers, Arie van Deursen