Sciweavers

1077 search results - page 166 / 216
» Hardware code generation from dataflow programs
Sort
View
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
15 years 10 months ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
SBACPAD
2005
IEEE
110views Hardware» more  SBACPAD 2005»
15 years 7 months ago
Portable checkpointing and communication for BSP applications on dynamic heterogeneous Grid environments
Executing long-running parallel applications in Opportunistic Grid environments composed of heterogeneous, shared user workstations, is a daunting task. Machines may fail, become ...
Raphael Y. de Camargo, Fabio Kon, Alfredo Goldman
129
Voted
FPL
2004
Springer
205views Hardware» more  FPL 2004»
15 years 7 months ago
A System Level Resource Estimation Tool for FPGAs
Abstract. High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required ...
Changchun Shi, James Hwang, Scott McMillan, Ann Ro...
ECOOP
2000
Springer
15 years 6 months ago
Copying and Comparing: Problems and Solutions
In object oriented programming, it is sometimes necessary to copy objects and to compare them for equality or inequality. We discuss some of the issues involved in copying and comp...
Peter Grogono, Markku Sakkinen
ICCD
2008
IEEE
221views Hardware» more  ICCD 2008»
15 years 10 months ago
Reversi: Post-silicon validation system for modern microprocessors
— Verification remains an integral and crucial phase of today’s microprocessor design and manufacturing process. Unfortunately, with soaring design complexities and decreasing...
Ilya Wagner, Valeria Bertacco